Abstract. Since all physical devices have a finite non-zero response time, the notion of delay between the input and output logic signals arises naturally once digital abstraction is done. This delay should be positive and non-zero, since a physical device takes a finite amount of time to respond to the input. Defining a strictly positive delay is not a problem in the abstract domain of logic signals, since input and output "events" are precisely defined. However, when the signal non-idealities are accounted for, the notion of events is blurred and it is not obvious how to define delay such that it reflects the causal relationship between the input and the output. By necessity, we define the start and end points of these events by determining the time instants when the signals cross some appropriate voltage thresholds. The selection of these voltage thresholds for logic gates as well as simple interconnect wires, is the subject of this paper. We begin by a discussion of what we mean by signal delay and how it arises in a logic gate. With this background, starting from ideal inputs to ideal inverters and concluding with physical inputs to physical inverters, we examine the problem of threshold selection for inverters through a logical sequence of model refinement, using a combination of analytical and experimental techniques. Based on the insight gained through this analysis, we examine the problem for multi-input (both static and dynamic) gates as well as point-to-point interconnect wires. We show that thresholds derived from the gate's DC voltage transfer characteristic removes the anomalies, such as negative delay and large sensitivity to input waveshape effects, that can arise with the widely used 50% and 10%-90% thresholds. Despite its fundamental nature, however, we note that the problem of threshold selection has received scant attention in the literature. To the best of our knowledge, this is the first detailed study of this problem.
Introduction
Logic gates and the interconnect wires used for implementing a digital circuit are inherently analog devices that operate on continuous voltage and current waveforms (see Figure 1-1(a) ). In order to specify and design digital systems, these continuous waveforms are abstracted as step (0-1 or logic) waveforms (Figure 1-1(b)). At the functional level, such an abstraction facilitates the use of the mathematical machinery of Boolean algebra to formally specify and design the digital system. In addition, such an abstraction establishes a temporal relationship between the inputs and output of a gate that is captured by the intuitive notion of signal delay. For example, the output of the inverter in Figure 1-1(b) changes at time t 1 + in response to an input change at t 1 and the inverter is said to have a delay of . It is important to note that such a delay is an expression of causality between two related events and must, thus, be strictly positive. When dealing with step inputs and outputs, there is no ambiguity in determining when the triggering event at the input and the resultant event at the output occur. Delay in such an ideal world is, accordingly, a well-defined concept.
When dealing with continuous signals it is not immediately obvious when "events" occur or how to define a meaningful delay between such signals. Appealing to the digital nature of the signals under consideration, it is reasonable to preserve the notion of events. Unlike the ideal events of step signals, however, these "real" events are non-instantaneous occurrences that span a finite time interval. This distinction between ideal and real events has several major implications:
• Whereas ideal events are unambiguously identified with the time instant corresponding to an abrupt change in signal value, identifying real events requires the selection of appropriate voltage thresholds that delimit the "significant" portion of a signal. We will refer to these thresholds as the low and high thresholds V l and V h and V. Chandramouli and K. Sakallah • The finite duration of an event indicates how long it takes a signal to traverse the transition region, and will be referred to as the signal transition or switching time τ (see Figure 1-1(c) ). When it is necessary to distinguish the transition direction, this duration may be labeled as the rise or fall time.
• Whereas the choice of reference times for measuring delay between two related non-instantaneous events may not be obvious, any choice of reference times will yield a delay that is a function of the input transition time τ i . Delay functions will, thus, have the general form = f (τ i , circuit and process parameters). Our goal in this paper is to examine how signal delay is affected by the choice of thresholds used to define it. We study this problem for single-and multi-input gates as well as for simple interconnect structures. This undertaking has both theoretical and practical importance since an improper choice of thresholds can lead to anomalies such as negative delay. For instance, the popular 50% threshold, first suggested in [7] , has been shown by several researchers [1, 5, 6, 18, 20, 21 ] to result in negative delay. Other thresholds, such as the 10%-90%, first proposed in [14] , have no theoretical justification and artificially exaggerate the effect of input waveshape on delay. Anomalies related to multiinput gates result not only from poor threshold choices but also from incorrect identification of the "dominant" input; referencing delay measurement to either the first or last changing input can be shown to violate causality. This paper is organized in five sections as follows. In Section 2, we analyze the problem of threshold selection for inverters, starting from an ideal model of the input and the gate, gradually refining it, and ending with a simulation using physical inputs and gates. Specifically, we seek to establish guidelines for selecting thresholds that preserve the notion of causality and yield strictly positive delays under all operating conditions. Further, we also address the problem of signal transition time measurement and show how the 10%-90% threshold exaggerates the input waveshape effect on delay. In Section 3, we consider multi-input gatesboth static and dynamic. The insight gained through inverter analysis is used to address the problem of threshold selection for multi-input gates. In Section 4, we examine delay measurement for point-to-point interconnects. Finally, in Section 5, we conclude the paper with a summary of the principal results.
Threshold Selection for Inverters
Before we delve deeper into the issue of threshold selection, it is insightful to discuss the basis for digital abstraction, since delay is a natural consequence of digital abstraction. It is the existence of circuits
